From 754bbf7a25a8dda49b5d08ef0d0443bbf5af0e36 Mon Sep 17 00:00:00 2001
From: Craig Jennings <c@cjennings.net>
Date: Sun, 7 Apr 2024 13:41:34 -0500
Subject: new repository

---
 devdocs/c/atomic%2Fatomic_signal_fence.html | 19 +++++++++++++++++++
 1 file changed, 19 insertions(+)
 create mode 100644 devdocs/c/atomic%2Fatomic_signal_fence.html

(limited to 'devdocs/c/atomic%2Fatomic_signal_fence.html')

diff --git a/devdocs/c/atomic%2Fatomic_signal_fence.html b/devdocs/c/atomic%2Fatomic_signal_fence.html
new file mode 100644
index 00000000..6dec1af8
--- /dev/null
+++ b/devdocs/c/atomic%2Fatomic_signal_fence.html
@@ -0,0 +1,19 @@
+    <h1 id="firstHeading" class="firstHeading">atomic_signal_fence</h1>            <table class="t-dcl-begin"> <tr class="t-dsc-header"> <th> Defined in header <code>&lt;stdatomic.h&gt;</code> </th> <th> </th> <th> </th> </tr> <tr class="t-dcl t-since-c11"> <td> <pre data-language="c">void atomic_signal_fence( memory_order order );</pre>
+</td> <td class="t-dcl-nopad"> </td> <td> <span class="t-mark-rev t-since-c11">(since C11)</span> </td> </tr>  </table> <p>Establishes memory synchronization ordering of non-atomic and relaxed atomic accesses, as instructed by <code>order</code>, between a thread and a signal handler executed on the same thread. This is equivalent to <code><a href="atomic_thread_fence" title="c/atomic/atomic thread fence">atomic_thread_fence</a></code>, except no CPU instructions for memory ordering are issued. Only reordering of the instructions by the compiler is suppressed as <code>order</code> instructs. For example, a fence with release semantics prevents reads or writes from being moved past subsequent writes and a fence with acquire semantics prevents reads or writes from being moved ahead of preceding reads.</p>
+<h3 id="Parameters"> Parameters</h3> <table class="t-par-begin"> <tr class="t-par"> <td> order </td> <td> - </td> <td> the memory ordering executed by this fence </td>
+</tr>
+</table> <h3 id="Return_value"> Return value</h3> <p>(none)</p>
+<h3 id="References"> References</h3>  <ul>
+<li> C17 standard (ISO/IEC 9899:2018): </li>
+<ul><li> 7.17.4.2 The atomic_signal_fence function (p: 204-205) </li></ul>
+<li> C11 standard (ISO/IEC 9899:2011): </li>
+<ul><li> 7.17.4.2 The atomic_signal_fence function (p: 279) </li></ul>
+</ul>       <h3 id="See_also"> See also</h3> <table class="t-dsc-begin"> <tr class="t-dsc"> <td> <div><a href="atomic_thread_fence" title="c/atomic/atomic thread fence"> <span class="t-lines"><span>atomic_thread_fence</span></span></a></div>
+<div><span class="t-lines"><span><span class="t-mark-rev t-since-c11">(C11)</span></span></span></div> </td> <td> generic memory order-dependent fence synchronization primitive <br> <span class="t-mark">(function)</span>  </td>
+</tr> <tr class="t-dsc"> <td colspan="2"> <span><a href="https://en.cppreference.com/w/cpp/atomic/atomic_signal_fence" title="cpp/atomic/atomic signal fence">C++ documentation</a></span> for <code>atomic_signal_fence</code> </td>
+</tr> </table>           <div class="_attribution">
+  <p class="_attribution-p">
+    &copy; cppreference.com<br>Licensed under the Creative Commons Attribution-ShareAlike Unported License v3.0.<br>
+    <a href="https://en.cppreference.com/w/c/atomic/atomic_signal_fence" class="_attribution-link">https://en.cppreference.com/w/c/atomic/atomic_signal_fence</a>
+  </p>
+</div>
-- 
cgit v1.2.3