From 754bbf7a25a8dda49b5d08ef0d0443bbf5af0e36 Mon Sep 17 00:00:00 2001 From: Craig Jennings Date: Sun, 7 Apr 2024 13:41:34 -0500 Subject: new repository --- ...uilt-in-functions-available-on-isa-3_002e1.html | 57 ++++++++++++++++++++++ 1 file changed, 57 insertions(+) create mode 100644 devdocs/gcc~13/basic-powerpc-built-in-functions-available-on-isa-3_002e1.html (limited to 'devdocs/gcc~13/basic-powerpc-built-in-functions-available-on-isa-3_002e1.html') diff --git a/devdocs/gcc~13/basic-powerpc-built-in-functions-available-on-isa-3_002e1.html b/devdocs/gcc~13/basic-powerpc-built-in-functions-available-on-isa-3_002e1.html new file mode 100644 index 00000000..44aa2282 --- /dev/null +++ b/devdocs/gcc~13/basic-powerpc-built-in-functions-available-on-isa-3_002e1.html @@ -0,0 +1,57 @@ +

Previous: , Up: Basic PowerPC Built-in Functions [Contents][Index]

6.60.22.6 Basic PowerPC Built-in Functions Available on ISA 3.1

The basic built-in functions described in this section are available on the PowerPC family of processors starting with ISA 3.1. Unless specific options are explicitly disabled on the command line, specifying option -mcpu=power10 has the effect of enabling all the same options as for -mcpu=power9.

The following built-in functions are available on Linux 64-bit systems that use a future architecture instruction set (-mcpu=power10):

+Built-in Function: unsigned long long __builtin_cfuged (unsigned long long, unsigned long long) +

Perform a 64-bit centrifuge operation, as if implemented by the cfuged instruction.

+
+Built-in Function: unsigned long long __builtin_cntlzdm (unsigned long long, unsigned long long) +

Perform a 64-bit count leading zeros operation under mask, as if implemented by the cntlzdm instruction.

+
+Built-in Function: unsigned long long __builtin_cnttzdm (unsigned long long, unsigned long long) +

Perform a 64-bit count trailing zeros operation under mask, as if implemented by the cnttzdm instruction.

+
+Built-in Function: unsigned long long __builtin_pdepd (unsigned long long, unsigned long long) +

Perform a 64-bit parallel bits deposit operation, as if implemented by the pdepd instruction.

+
+Built-in Function: unsigned long long __builtin_pextd (unsigned long long, unsigned long long) +

Perform a 64-bit parallel bits extract operation, as if implemented by the pextd instruction.

+
+Built-in Function: vector signed __int128 vsx_xl_sext (signed long long, signed char *) +
+Built-in Function: vector signed __int128 vsx_xl_sext (signed long long, signed short *) +
+Built-in Function: vector signed __int128 vsx_xl_sext (signed long long, signed int *) +
+Built-in Function: vector signed __int128 vsx_xl_sext (signed long long, signed long long *) +
+Built-in Function: vector unsigned __int128 vsx_xl_zext (signed long long, unsigned char *) +
+Built-in Function: vector unsigned __int128 vsx_xl_zext (signed long long, unsigned short *) +
+Built-in Function: vector unsigned __int128 vsx_xl_zext (signed long long, unsigned int *) +
+Built-in Function: vector unsigned __int128 vsx_xl_zext (signed long long, unsigned long long *) +

Load (and sign extend) to an __int128 vector, as if implemented by the ISA 3.1 lxvrbx, lxvrhx, lxvrwx, and lxvrdx instructions.

+
+
+Built-in Function: void vec_xst_trunc (vector signed __int128, signed long long, signed char *) +
+Built-in Function: void vec_xst_trunc (vector signed __int128, signed long long, signed short *) +
+Built-in Function: void vec_xst_trunc (vector signed __int128, signed long long, signed int *) +
+Built-in Function: void vec_xst_trunc (vector signed __int128, signed long long, signed long long *) +
+Built-in Function: void vec_xst_trunc (vector unsigned __int128, signed long long, unsigned char *) +
+Built-in Function: void vec_xst_trunc (vector unsigned __int128, signed long long, unsigned short *) +
+Built-in Function: void vec_xst_trunc (vector unsigned __int128, signed long long, unsigned int *) +
+Built-in Function: void vec_xst_trunc (vector unsigned __int128, signed long long, unsigned long long *) +

Truncate and store the rightmost element of a vector, as if implemented by the ISA 3.1 stxvrbx, stxvrhx, stxvrwx, and stxvrdx instructions.

+
+

Previous: Basic PowerPC Built-in Functions Available on ISA 3.0, Up: Basic PowerPC Built-in Functions [Contents][Index]

+

+ © Free Software Foundation
Licensed under the GNU Free Documentation License, Version 1.3.
+ https://gcc.gnu.org/onlinedocs/gcc-13.1.0/gcc/Basic-PowerPC-Built-in-Functions-Available-on-ISA-3_002e1.html +

+
-- cgit v1.2.3