1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
|
<div class="subsection-level-extent" id="Visium-Options"> <div class="nav-panel"> <p> Next: <a href="vms-options" accesskey="n" rel="next">VMS Options</a>, Previous: <a href="vax-options" accesskey="p" rel="prev">VAX Options</a>, Up: <a href="submodel-options" accesskey="u" rel="up">Machine-Dependent Options</a> [<a href="index#SEC_Contents" title="Table of contents" rel="contents">Contents</a>][<a href="indices" title="Index" rel="index">Index</a>]</p> </div> <h1 class="subsection" id="Visium-Options-1"><span>3.19.51 Visium Options<a class="copiable-link" href="#Visium-Options-1"> ¶</a></span></h1> <dl class="table"> <dt>
<span><code class="code">-mdebug</code><a class="copiable-link" href="#index-mdebug-2"> ¶</a></span>
</dt> <dd>
<p>A program which performs file I/O and is destined to run on an MCM target should be linked with this option. It causes the libraries libc.a and libdebug.a to be linked. The program should be run on the target under the control of the GDB remote debugging stub. </p> </dd> <dt>
<span><code class="code">-msim</code><a class="copiable-link" href="#index-msim-9"> ¶</a></span>
</dt> <dd>
<p>A program which performs file I/O and is destined to run on the simulator should be linked with option. This causes libraries libc.a and libsim.a to be linked. </p> </dd> <dt>
<span><code class="code">-mfpu</code><a class="copiable-link" href="#index-mfpu-5"> ¶</a></span>
</dt> <dt><code class="code">-mhard-float</code></dt> <dd>
<p>Generate code containing floating-point instructions. This is the default. </p> </dd> <dt>
<span><code class="code">-mno-fpu</code><a class="copiable-link" href="#index-mno-fpu-1"> ¶</a></span>
</dt> <dt><code class="code">-msoft-float</code></dt> <dd>
<p>Generate code containing library calls for floating-point. </p> <p><samp class="option">-msoft-float</samp> changes the calling convention in the output file; therefore, it is only useful if you compile <em class="emph">all</em> of a program with this option. In particular, you need to compile <samp class="file">libgcc.a</samp>, the library that comes with GCC, with <samp class="option">-msoft-float</samp> in order for this to work. </p> </dd> <dt>
<span><code class="code">-mcpu=<var class="var">cpu_type</var></code><a class="copiable-link" href="#index-mcpu-13"> ¶</a></span>
</dt> <dd>
<p>Set the instruction set, register set, and instruction scheduling parameters for machine type <var class="var">cpu_type</var>. Supported values for <var class="var">cpu_type</var> are ‘<samp class="samp">mcm</samp>’, ‘<samp class="samp">gr5</samp>’ and ‘<samp class="samp">gr6</samp>’. </p> <p>‘<samp class="samp">mcm</samp>’ is a synonym of ‘<samp class="samp">gr5</samp>’ present for backward compatibility. </p> <p>By default (unless configured otherwise), GCC generates code for the GR5 variant of the Visium architecture. </p> <p>With <samp class="option">-mcpu=gr6</samp>, GCC generates code for the GR6 variant of the Visium architecture. The only difference from GR5 code is that the compiler will generate block move instructions. </p> </dd> <dt>
<span><code class="code">-mtune=<var class="var">cpu_type</var></code><a class="copiable-link" href="#index-mtune-16"> ¶</a></span>
</dt> <dd>
<p>Set the instruction scheduling parameters for machine type <var class="var">cpu_type</var>, but do not set the instruction set or register set that the option <samp class="option">-mcpu=<var class="var">cpu_type</var></samp> would. </p> </dd> <dt>
<span><code class="code">-msv-mode</code><a class="copiable-link" href="#index-msv-mode"> ¶</a></span>
</dt> <dd>
<p>Generate code for the supervisor mode, where there are no restrictions on the access to general registers. This is the default. </p> </dd> <dt>
<span><code class="code">-muser-mode</code><a class="copiable-link" href="#index-muser-mode-1"> ¶</a></span>
</dt> <dd><p>Generate code for the user mode, where the access to some general registers is forbidden: on the GR5, registers r24 to r31 cannot be accessed in this mode; on the GR6, only registers r29 to r31 are affected. </p></dd> </dl> </div> <div class="nav-panel"> <p> Next: <a href="vms-options">VMS Options</a>, Previous: <a href="vax-options">VAX Options</a>, Up: <a href="submodel-options">Machine-Dependent Options</a> [<a href="index#SEC_Contents" title="Table of contents" rel="contents">Contents</a>][<a href="indices" title="Index" rel="index">Index</a>]</p> </div><div class="_attribution">
<p class="_attribution-p">
© Free Software Foundation<br>Licensed under the GNU Free Documentation License, Version 1.3.<br>
<a href="https://gcc.gnu.org/onlinedocs/gcc-13.1.0/gcc/Visium-Options.html" class="_attribution-link">https://gcc.gnu.org/onlinedocs/gcc-13.1.0/gcc/Visium-Options.html</a>
</p>
</div>
|
